[1] Nerissa Draeger, “FinFETs Give Way to Gate-All-Around,” Lam Research, Oct 26, 2020.[Online] Available: https://blog.lamresearch.com/finfets-give-way-to-gate-all-around/
[2] "White Paper Samsung V-NAND Technology / White-Paper-Samsung-V-Nand-Technology.Pdf / PDF4PRO". 2018 .[Online] Available: https://pdf4pro.com/view/white-paper-samsung-v-nand-technology-c2ec0.html.
[3] Wen-hao, ChingShih-Chen and WangChing-Sung Yang, “Logic-based multiple time programming memory cell,” U.S. Patent 8,355,282, Jun 17, 2010. Jan 15, 2013.
[4] R. Bez and A.Pirovano, “Overview of non-volatile memory technology: markets, technologies and trends,” in “Advances in non-volatile memory and storage technology,” edit by Yoshio Nishi, Woodhead Publishing Series in Electronic and Optical Materials, Number 64, 2014
[5] Aravindan, Avinash, Tony King-Smith, Nitin Dahad, and Pinkesh Sachdev. 2018. “Flash 101: NAND Flash Vs. NOR Flash - Embedded.Com”. Embedded.Com. Available: https://www.embedded.com/flash-101-nand-flash-vs-nor-flash/.
[6] G. Ginami, D. Canali, D. Fattori, G. Girardi, P. Scintu, et al. “Survey on Flash technology with specific attention to the critical process parameters related to manufacturing Proceedings of the IEEE, 91 (4), p. 503,2003
[7] “Intel Announces 144-Layer QLC NAND Flash - Says Penta-Level Cell (PLC) NAND Possible - Legit Reviews”. Legit Reviews. 2019.
[8] Kinam Kim and Jungdal Choi, “Future Outlook of NAND Flash Technology for 40nm Node and Beyond,” 2006 21st IEEE Non-Volatile Semiconductor Memory Workshop, pp. 9-11, 2006
[9] She, Min. “Semiconductor flash memory scaling. University of California, “Berkeley, 2003.
[10] Yoocheol Shin et al., “A novel NAND-type MONOS memory using 63nm process technology for multi-gigabit flash EEPROMs,” IEEE International Electron Devices Meeting, 2005. IEDM Technical Digest., pp. 327-330, 2005
[11] K. Ohsaki et al., “A Single Poly EEPROM Cell Structure for Use in Standard CMOS Processes,” IEEE J. Solid State Circuits, vol. 29, no. 3, pp. 311-316, Mar. 1994.
[12] Chen, Hsin-Ming, et al. “Single polysilicon layer non-volatile memory and operating method thereof.” U.S. Patent No. 8,199,578. Jun 12, 2012.
[13] S. Song, K. Chun and C. H. Kim, “A logic-compatible embedded flash memory for zero-standby power system-on-chips featuring a multistory high voltage switch and a selective refresh scheme,” IEEE J. Solid-State Circuits, vol. 48, no. 5, pp. 1302-1314, May 2013.
[14] C. Li, J. Li, J. Shang, W. Li and S. Xu, “Multitime Programmable Memory Cell With Improved MOS Capacitor in Standard CMOS Process,” in IEEE Transactions on Electron Devices, vol. 62, no. 8, pp. 2517-2523, Aug. 2015
[15] S. Song, J. Kim and C. H. Kim, “A Comparative Study of Single-Poly Embedded Flash Memory Disturbance, Program/Erase Speed, Endurance, and Retention Characteristic,” in IEEE Transactions on Electron Devices, vol. 61, no. 11, pp. 3737-3743, Nov. 2014
[16] Kim, M., et al. “A 68 parallel row access neuromorphic core with 22K multi-level synapses based on logic-compatible embedded flash memory technology.” 2018 IEEE International Electron Devices Meeting (IEDM). IEEE. p. 15.4. 1-15.4. 4,2018
[17] M. Kim, M. Liu, L. Everson, G. Park, Y. Jeon, S. Kim, et al., “A 3D NAND Flash ready 8-Bit convolutional neural network core demonstrated in a standard logic process”, IEEE International Electron Devices Meeting (IEDM), pp. 38.3.1-38.3.4, 2019.
[18] Ye, P., T. Ernest, and M. V. Khare. “The nanosheet transistor is the next (and maybe last) step in Moore’s law.” IEEE Spectrum,2019. [Online] Available: https://spectrum.ieee.org/semiconductors/devices/the-nanosheet-transistor-is-the-next-and-maybe-last-step-in-moores-law.
[19] S.-W. Chang et al., “First demonstration of CMOS inverter and 6T-SRAM based on GAA CFETs structure for 3D-IC applications”, IEDM Tech. Dig., pp. 254-257, Dec. 2019.
[20] P. -J. Sung et al., “Fabrication of Vertically Stacked Nanosheet Junctionless Field-Effect Transistors and Applications for the CMOS and CFET Inverters,” in IEEE Transactions on Electron Devices, vol. 67, no. 9, pp. 3504-3509, Sept. 2020
[21] Lim, Ee Wah, and Razali Ismail. “Conduction mechanism of valence change resistive switching memory: a survey.” Electronics 4.3 : 586-613,2015
[22] Tiggelman, M. P. J. “Low series resistance structures for gate dielectrics with a high leakage current.” MS thesis. University of Twente, 2005.
[23] C.M. Hu, S. Tam, F. Hsu, P. Ko, T. Chan, K. Terrill, “Hot-electron-induced MOSFET degradation – model, monitor and improvement, “IEEE Trans Electron Dev, 32 (2), pp. 375-385,1985
[24] C. Fiegna, F. Venturi, M. Melanotte, E. Sangiorgi and B. Ricco, “Simple and efficient modeling of EPROM writing,” in IEEE Transactions on Electron Devices, vol. 38, no. 3, pp. 603-610, March 1991,
[25] P. Cappelletti et al., “Flash Memories” in, Kluwer Academic Publishers, 1999.
[26] Goudon, Thierry, Vera Miljanovic, and Christian Schmeiser. “On the Shockley-Read-Hall Model: Generation-Recombination in Semiconductors.” SIAM Journal on Applied Mathematics 67, no. 4: 1183-201,2007
[27] “Sentaurus™ Device User Guide” Version Q-2019.12, December 2019, Synopsys, Inc.
[28] A. Zaka, Q. Rafhay, M. Iellina, P. Palestri, R. Clerc, D. Rideau, D. Garetto, E. Dornel, J. Singer, G. Pananakakis, C. Tavernier, and H. Jaouen, “On the accuracy of current TCAD hot carrier injection models in nanoscale devices,” Solid-State Electronics, Aug 2010.
[29] JOSEPH, Thomas. “Theoretical Study of Short Channel Effects in Planar Bulk nMOS.” Chemnitz: Technische Universität Chemnitz , 2016.
[30] Tomiye, Hideto, et al. “A novel 2-bit/cell MONOS memory device with a wrapped-control-gate structure that applies source-side hot-electron injection.” 2002 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No. 01CH37303). IEEE, 2002.
[31] D. H. Li”, W. Kim, J. H. Lee and B. -G. Park, “Thickness-dependence of oxide-nitride-oxide erase property in SONOS flash memory,” 2009 International Semiconductor Device Research Symposium, pp. 1-2,2009