隨著嵌入式系統晶片的功能越來越強大，系統整體的功率消耗也因應增加，加上目前嵌入式平台逐漸往多核心架構發展，其整體的能量消耗也更為加劇。
本文的目的便是改進針對工研院所研發的多核心平台PAC Duo而設計DSP端節能排程演算法，此演算法主要將考量兩個重要目標作設計，其一為透過排程將即時性工作與非即時性工作分開，其二則是動態電壓頻率調節技術作為電力有效節能之方法，透過排程機制兼顧整體多核心系統之工作效率與節能功效，針對此節能排程演算法，本文提出改進其參數設定方法，並以實驗證實，不論在能量節省或者工作期限錯失次數上，皆能獲得不錯的成效。另外當知道各應用程式最糟糕執行時間的情況，本文在DSP端提出一個保證工作期限(Hard-Deadline)的判定模組，同時也在MPU端提出一個減少延遲影響且平均分配工作的傳送模組。
本文並於Android應用端開發一套支援網路的社群數位相框，除了多數相框擁有的照片與音樂同時播放的功能外，更加入了社群分享的概念，讓使用者可以從網路上的公開相簿中抓取新的照片。

Recently the chips with embedded systems become more powerful, and therefore the overall system power consumption increases. Embedded platform gradually moves towards to the development of multi-core architecture, and its overall energy consumption also exacerbated.
The purpose of this paper is to improve the power saving scheduling algorithm on the DSP-side of multi-core platform, PAC Duo, researched and developed by ITRI. This algorithm is designed for two important targets: One is for separating the system tasks into real-time tasks and non-real-time tasks and scheduling them simultaneously; the other is for using the DVFS technique for power saving. Through a scheduling mechanism to solve the trade-off between system performance and power saving. Therefore, for this power-saving scheduling algorithm, this paper uses difference setting of parameters to improve it. Fine experimental results are shown no matter in power savings or the performance. In additional, when the worst-case execution time of each application is known, we propose a judgment module to ensure that the task deadline, Hard-Deadline, on the DSP-side. At the same time, we propose a transmission module to reduce the delayed impact and dispatch the task evenly on the MPU-side.
Social digital photo frame supporting network is also implemented on application side of Android in this paper. In addition to the functions with photo and music playback at the same time, the concept of community sharing is added, which allows the users to capture or share new photos by public albums on the Internet.

[1] D. Stepner, N. Rajan, and D. Hui. “Embedded application design using a real-time os,” In Proceedings of Design Automation Conference, pp. 151 –156, 1999.
[2] R. Dick, G. Lakshminarayana, A. Raghunathan, and N. Jha. “Power analysis of embedded operating systems,” In Proceedings of Design Automation Conference, pp. 312 –315, 2000.
[3] K. J. Nowka, G. D. Carpenter, E. W. MacDonald, H. C. Ngo, B. C. Brock, K. I. Ishii, T. Y. Nguyen, and J. L. Burns. “A 32-bit PowerPC System-on-a-Chip With Support for Dynamic Voltage Scaling and Dynamic Frequency Scaling,” IEEE JOURNAL OF SOLID-STATE CIRCUITS, vol. 37, no. 11, 2002.
[4] C.Y. Lai, J. H. Lin, and Y. F. Wang. “DVFS SoC architecture and implementation,” SoC Technology Journal, vol. 3, pp. 84-91, 2005.
[5] C. Tianzhou, H. Jiangwei, X. Liangxiang, and Z. Zhenwei. “A practical dynamic frequency scaling scheduling algorithm for general purpose embedded operating system,” In Second International Conference on Future Generation Communication and Networking, vol. 2, pp. 213 –216, 2008.
[6] Industrial Technology Research Institute (ITRI). ”Introduction PAC Duo Platform,” 2010.
[7] ”ARM926EJ-S Introduction,” from Embedded Insights Home, http://www.embeddedinsights.com/epd/arm/arm-arm926ej-s.php
[8] Industrial Technology Research Institute (ITRI) STC/M310, PACDSP2S0000, “PACDSP v2.0 Instruction Set Menu”, June, 2005.
[9] C. W. Wu. “SoC Technology Center Overview and ITRI 3D-IC Program,” Industrial Technology Research Institute (ITRI).
[10] Industrial Technology Research Institute (ITRI). ”PAC Duo Programming’s Reference,” 2009.
[11] Industrial Technology Research Institute (ITRI). “PAC Duo Design Report,” pp.7, 2009.
[12] Industrial Technology Research Institute (ITRI). “PAC Duo Design Report,” pp.8, 2009.
[13] Industrial Technology Research Institute (ITRI). “PAC Duo Programmer Reference,” pp.12, 2009.
[14] Industrial Technology Research Institute (ITRI). ”PAC Duo Hardware User Guide Ethernet,” 2009.
[15] Industrial Technology Research Institute (ITRI). “PAC Duo Hardware User Guide LCD,” 2009.
[16] Industrial Technology Research Institute (ITRI). “PAC Duo Hardware User Guide VIC,” 2009.
[17] NTHU Department of Computer Science. “Real-Time Operating System Toolkits for Reconfigurable VLIW DSP Processors(II),” pp. 4, 2005.
[18] “What is Android?,” from Android developers Device Guide, http://developer.android.com/guide/basics/what-is-android.html.
[19] C. L. Liu and J. W. Layland. “Scheduling algorithms for multiprogramming in a hard-real-time environment,” J. ACM, vol. 20, no. 1, pp. 46–61, 1973.
[20] C. H. Lee and K. Shin. “On-line dynamic voltage scaling for hard real-time systems using the EDF algorithm,” 25th IEEE International of Real-Time　Systems Symposium, pp. 319-327, 2004.
[21] G. Nan, G. Zonghua, L. Mingsong, D. Qingxu. “Schedulability Analysis of Global Fixed-Priority or EDF Multiprocessor Scheduling with Symbolic Model-Checking,” in Object Oriented Real-Time Distributed Computing (ISORC), 11th IEEE International Symposium, pp. 556-560, 2008.
[22] M. Shamshirian and B. Nanduri. “High Speed Clocked FIFO Yield Lower System Cost and High Performance,” Integrated Device Technology, pp. 138-141, 1991.
[23] M. Shreedhar and G. Varghese. “Efficient Fair Queueing Using Deficit. Round Robin,” IEEE/ACM Trans. on Networking, Vol. 4, pp. 375-385, 1996.
[24] G. Aura and G. Yao. “Time-Wavelength Assignment Algorithms for High Performance WDNI Star Based Systems,” IEEE Transactions on Communications, 1994
[25] R. Baumgartl and H. Hartig. “Dsps as flexible multimedia accelerators,” In Second European Conference on Real-Time Systems, 1998.
[26] J. Chen, C. P. Young, D. W. Chang, G. Y. Huang, C. Y. Ke, S. T. Yen, and T. S. Kuo. “Building multi-kernel embedded system on pac multicore platform,” In 10th International Conference on Quality Software, pp. 465 –472, 2010.
[27] J. J. Labrosse. MicroC/OS-II: The Real-Time Kernel. CMP books, 2002.
[28] C. Pereira, R. Gupta and M. Srivastava. “PASA: A SOFTWARE ARCHITECTURE FOR BUILDING POWER AWARE EMBEDDED SYSTEMS,” IEEE CAS Workshop on Wireless Communication and Networking Conference, 2002.
[29] P. Pillai and K. G. Shin. “Real-Time Dynamic Voltage Scaling for Low-Power Embedded Operating Systems,” In Proceedings of 18th ACM Symposium on Operating Systems Principles (SOSP’01), pp. 89–102, 2001.
[30] K. M. Cho, C. H. Liang, J. Y. Huang, C. S. Yang. “Design and Implementation of A General Purpose Power-Saving Scheduling Algorithm for Embedded Systems,” IEEE International Conference on Signal Processing, Communications and Computing, pp. 1-5, 2011.