| 研究生: |
張永政 Chang, Yung-Cheng |
|---|---|
| 論文名稱: |
創新之半導體工程鏈協同模式及系統開發 A NOVEL SEMICONDUCTOR ENGINEERING CHAIN COLLABORATION MODEL AND MANAGEMENT SYSTEM DEVELOPMENT |
| 指導教授: |
鄭芳田
Cheng, Fan-Tien 楊大和 Yang, Taho |
| 學位類別: |
博士 Doctor |
| 系所名稱: |
電機資訊學院 - 製造資訊與系統研究所 Institute of Manufacturing Information and Systems |
| 論文出版年: | 2011 |
| 畢業學年度: | 99 |
| 語文別: | 英文 |
| 論文頁數: | 60 |
| 中文關鍵詞: | 工程鏈 (EC) 、工程鏈管理系統 (ECMS) 、電腦整合製造 (CIM) 、半導體生產 、協同模式 |
| 外文關鍵詞: | Engineering Chain (EC), Engineering Chain Management System (ECMS), Computer Integrated Manufacturing (CIM), Semiconductor Manufacturing, Collaboration Model |
| 相關次數: | 點閱:92 下載:6 |
| 分享至: |
| 查詢本校圖書館目錄 查詢臺灣博碩士論文知識加值系統 勘誤回報 |
積體電路(IC)的市場生命週期已逐漸從幾年縮短到幾個月。 如果IC供應商不能有效快速的縮減從 IC設計到IC大規模生產的週期時間,IC供應商將失去競爭力和市場,所有投資也將化為烏有。此外,根據國際半導體技術藍圖(International technology roadmap for semiconductor, ITRS),半導體產業為了開發新的IC功能有更快的處理速度和更低的生產成本,半導體製造技術也需要持續的創新和提高生產力。當 IC設計公司為了降低成本及提高IC處理績效而採用了新的半導體製造技術來完成的一個新的積體電路設計,故障率和設計週期的新技術將高於那些使用成熟的技術生產的IC。因此,想要利用新的製造技術增加處理速度與降低生產成本,同時又想要縮短IC設計週期來獲取市場益加變得困難。一個新的生產技術總是需要一定的學習周期來達到穩定的生產品質與效率,所以IC設計公司永遠面對一個難題 – 應用不成熟且設計周期較長的新技術開發新產品,但卻得面對產品生命週期越來越短的產品市場。目前還沒有有效的工作模式和系統來解決這一問題。本研究提出了新的工程鏈(engineering-chain, EC)的協同模式。文中先定義IC設計應用新式製造技術時的高故障率和冗長的IC設計週期問題,之後定義開發新式工程鏈管理系統(ECMS),以幫助實現工程鏈的目標,如改善IC設計成功率,縮短週期時間,增加收入。為了在半導體產業達到工程鏈的要求,我們需要擴大現有的電腦整合製造(CIM)的功能範圍從單一工廠的運行控制到跨產業生產運作的控制。為了達到有效整合目的,ECMS也採用新一代WebServices技術作為通信介面來協助完成系統框架。本研究可以在新式半導體生產環境中提供一個有效協助半導體產業界提高IC設計生產力同時又滿足市場生命週期需求的工程整合平台。
The life cycle of integrated circuit (IC) has gradually been shortened from years to months. IC suppliers will lose their competition and market if they could not cut the cycle time from IC design to IC mass-production. Furthermore, the semiconductor manufacturing technology to support new IC functions with higher speed and lower cost also improves significantly according to International Technology Roadmap for Semiconductor (ITRS). When an IC design house adopts a new semiconductor manufacturing technology for a new IC design, the failure rate and design cycle of the new technology are much higher than those of the mature technologies. As a result, to shorten the IC design cycle of a new technology becomes more difficult since a design house needs to use more complicated processes yet to finish the design in a shorter cycle time. Currently, no effective working model and system exist to solve this problem. This work proposes a novel Engineering-Chain (EC) collaboration model to formulate this high-IC-design-failure-rate and long-IC-design-cycle problem; and an Engineering Chain Management System (ECMS) to help achieving the goals of EC, such as improving IC-design success rate, reducing cycle time, and increasing revenue. To accommodate the EC requirements, it is required to extend the existing Computer-Integrated-Manufacturing (CIM) scope of a foundry from single-factor operating control to cross-industry operating control. A systematic approach has been adopted to design and implement the ECMS framework and the novel CIM platform. This work adopts the new-generation interoperable document-centric computing technology—webservices, as the enabling technology for the communication interface of the ECMS framework. It is believed that this work can contribute to efforts in the semiconductor industry to increase IC-design productivity and fulfill market demand for a new-era IC-product manufacturing.
[1] M. Liu, “Advanced Foundry in the Consumer Electronics Era,” 2005 ISMI Symposium on Manufacturing Effectiveness, Austin, Texas, USA, October 2005.
[2] D. Decker, “Outlook on the Global Fabless Semiconductor Industry,” Fabless Semiconductor Association (FSA), 2004. [Online]. Available: http://www.fsa.org/
[3] “What Are the Challenges and Opportunities in Semiconductor IP?,” Fabless Semiconductor Association (FSA), Semiconductor Venture Fair III, May 12, 2004. [Online]. Available: http://fsa.org/resources/presentations/SVF_III_051304.pdf
[4] W. J. Trybula and J. Konopka, “Development of Design for Manufacture,” The 7th IEEE/CPMT International, 2-4 October 1995. [Online]. Available: http://ieeexplore.ieee.org/iel5/4023/11545/00526202.pdf
[5] K. Jou, “IC Design House Survey 2004,” EE Times, [Online]. Available: http://www.eetasia.com/SURVEYS/EETT_ICD_TW04.PPT
[6] R. Madhavan, “Changing Economics of Chip Design,” FSA Presentation, 2004.
[7] R. Ganeshan and T. P. Harrison, “An Introduction to Supply Chain Management”, Penn State University, [Online]. Available: http://silmaril.smeal.psu.edu/misc/supply_chain_intro.html
[8] NEVEM-workgroup, Performance Indicators in Logistics, IFS Publications/ Springer-Verlag, Bedford, 1989.
[9] Rosettanet Organization, “Value of Rosettanet standards,” [Online]. Available: http://www.rosettanet.org/
[10] Web site of the Synopsys. [Online]. Available: http://www.synopsys.com/
[11] International Technology Roadmap for Semiconductor 2005 Edition, ITRS, December 2005. [Online]. Available: http://public.itrs.net/
[12] SEMI E81, Provisional Specification for CIM Framework Domain Knowledge, June 1999.
[13] SEMI E86, Provisional Specification for CIM Framework Factory Labor Component, September 1999.
[14] SEMI E93, Guide for CIM Framework Technical Architecture, 2003.
[15] SEMI E97, Provisional Specification for CIM Framework Global Declarations and Abstract Interfaces, February 2000.
[16] SEMI, E102, Provisional Specification for CIM Framework Material Transport and Storage Component, March 2000.
[17] F.-T. Cheng, C.-F. Chang, and S.-L. Wu, "“Development of Holonic Manufacturing Execution Systems, ” Journal of Intelligent Manufacturing, Vol. 15, No. 2, pp. 253-267, April 2004.
[18] F.-T. Cheng, H.-C. Yang, and J.-Y. Lin, “Development of Holonic Information Coordination Systems with Failure-Recovery Considerations,” IEEE Transactions on Automation Science and Engineering, Vol. 1, No. 1, pp. 58-72, July 2004.
[19] W. Vogels, “Web Services Are Not Distributed Objects,” IEEE Internet Computing, pp. 59-66, November/December 2003.
[20] M.-H. Hung, K.-Y. Chen, R.-W. Ho, and F.-T. Cheng, “Development of an e-Diagnostics/Maintenance Framework for Semiconductor Factories with Security Considerations, ” Int. Journal of Advanced Engineering Informatics, Vol. 17, pp. 165-178, October 2004.
[21] M.-H. Hung, F.-T. Cheng, and S.-C. Yeh, “Development of a Web-Services-based e-Diagnostics Framework for the Semiconductor Manufacturing Industry, ” IEEE Transactions on Semiconductor Manufacturing, Vol. 18, No. 1, pp. 122-135, February 2005.
[22] Rosettanet, “Rosettanet Implementation Framework: Core Specification,” Version: Validated 02.00.00, 13 July 2001, [Online] Available: http://www.rosettanet.org
[23] W3C, “SOAP Message Transmission Optimization Mechanism,” [Online]. Available: http://www.w3.org/TR/soap12-mtom/
[24] WSE 3.0, “What's New in Web Services Enhancements 3.0,” [Online]. Available: http://msdn.microsoft.com/webservices/webservices/building/wse/default.aspx?pull=/library/en-us/dnwse/html/newwse3.asp
[25] “Understanding DIME and WS-Attachments,” [Online]. Available: http://msdn.microsoft.com/archive/default.asp?url=/archive/en-us/dnarxml/html/dimewsattch.asp
[26] M.-H. Hung, S.-W. Wu, Z.-L. Wang, F.-T. Cheng, and Y.-Y. Feng, “An Efficient Data Exchange Scheme for Semiconductor Engineering Chain Management System, ” Robotics and Computer-Integration Manufacturing, Vol. 26, Issue 5, pp. 507-516, October 2010.
[27] C.-M. Fan, S.-C. Chang, and H. Chang, “Design of Collaborative Engineering Data System (CEDS): an Application Case of Process Integration,” in Proc. 2005 IEEE International Symposium on Semiconductor Manufacturing (ISSM 2005), pp. 43-46, September 2005.
[28] W.-Y. Lin, R Hsu, and Y.-T. Chiu, “Systems and methods for determining production availability,” U. S. Patent, No. 20070016318 A1, 18 January, 2007.
[29] M. Chang, “Taiwan Semiconductor Manufacturing Company: The Semiconductor Services Company,” Global Supply Chain Management Forum, Stanford Graduate School of Business, case: GS-40, May 2006. [Online]. Available: http://www-stage.gsb.stanford.edu/scforum/login/pdfs/Taiwan_Semiconductor_2006.pdf
[30] Y. Borodovsky, R. Schenker, G. Allen, E. Tejnil, D. Hwang, F. C. Lo, V. Singh, R. Gleason, J. Brandenburg, and R. Bigwood, “Lithography Strategy for 65nm Node,” Proceeding of Society of Photo-Optical Instrumentation Engineers, Vol. 4754, 2002.